Logic insertion to speed-up logic verification: a recent development | IEEE Conference Publication | IEEE Xplore