A gated clock scheme for low power scan-based BIST | IEEE Conference Publication | IEEE Xplore