Improved language support for Verilog elaboration in Odin II and FPGA architecture benchmarking in the VTR CAD tool | IEEE Conference Publication | IEEE Xplore