SystemVerilog assertion debugging: A visualization and pattern matching model | IEEE Conference Publication | IEEE Xplore