A Task-Centric Memory Model for Scalable Accelerator Architectures | IEEE Conference Publication | IEEE Xplore