Parallel gate-level circuit simulation on shared memory architectures | IEEE Conference Publication | IEEE Xplore