Dynamic current reduction of CMOS digital circuits through design and process optimization | IEEE Conference Publication | IEEE Xplore