A novel leakage power reduction technique for nano-scaled CMOS digital integrated circuits | IEEE Conference Publication | IEEE Xplore