UVM-Based Verification of a Mixed-Signal Design Using SystemVerilog | IEEE Conference Publication | IEEE Xplore