Hierarchical Timing-Critical Paths Analysis in Sequential Circuits | IEEE Conference Publication | IEEE Xplore