Reducing worst-case execution time of hybrid SPM-caches | IEEE Conference Publication | IEEE Xplore