Analysis of cache tuner architectural layouts for multicore embedded systems | IEEE Conference Publication | IEEE Xplore