Parallel efficient implementation of hierarchical algorithms for module placement of large chips | IEEE Conference Publication | IEEE Xplore