Parallel efficient hierarchical algorithms for module placement of large chips on distributed memory architectures | IEEE Conference Publication | IEEE Xplore