On hardware architecture and processing order of HEVC intra prediction module | IEEE Conference Publication | IEEE Xplore