System Level Formal Verification via Distributed Multi-core Hardware in the Loop Simulation | IEEE Conference Publication | IEEE Xplore