Optimizing message-passing on multicore architectures using hardware multi-threading | IEEE Conference Publication | IEEE Xplore