A Three-Dimensional Networks-on-Chip Architecture with Dynamic Buffer Sharing | IEEE Conference Publication | IEEE Xplore