Exploring Cache Size and Core Count Tradeoffs in Systems with Reduced Memory Access Latency | IEEE Conference Publication | IEEE Xplore