A Design Procedure for Radiation Hardening Certain NOR Gate Logic Circuits | IEEE Journals & Magazine | IEEE Xplore