Enhancing delay fault testability for iterative logic arrays | IEEE Conference Publication | IEEE Xplore