A hardware approach to concurrent error detection capability enhancement in COTS processors | IEEE Conference Publication | IEEE Xplore