Variation-Aware Scheduling for Chip Multiprocessors with Thread Level Redundancy | IEEE Conference Publication | IEEE Xplore