A High Performance Full-Word Barrett Multiplier Designed for FPGAs with DSP Resources | IEEE Conference Publication | IEEE Xplore