Design and FPGA implementation of a high-speed transposed Farrow structure for arbitrary resampling in digital receivers | IEEE Conference Publication | IEEE Xplore