An ILP-based floorplan-aware path synthesis technique for Application-Specific NoC design | IEEE Conference Publication | IEEE Xplore