FPGA-based parallel hardware architecture for SIFT algorithm | IEEE Conference Publication | IEEE Xplore