Network-on-chip modeling for system-level multiprocessor simulation | IEEE Conference Publication | IEEE Xplore