Loop Transformations to Reduce the Dynamic FPGA Recon?guration Overhead | IEEE Conference Publication | IEEE Xplore