Decimal Adders/Subtractors in FPGA: Efficient 6-input LUT Implementations | IEEE Conference Publication | IEEE Xplore