A Two Level Architecture for High Throughput DCT-Processor and Implementing on FPGA | IEEE Conference Publication | IEEE Xplore