Leakage power reduction in FPGA DSP circuits through algorithmic noise tolerance | IEEE Conference Publication | IEEE Xplore