A scalable latency-insensitive architecture for FPGA-accelerated semi-global matching in stereo vision applications | IEEE Conference Publication | IEEE Xplore