Accelerating low rank matrix completion on FPGA | IEEE Conference Publication | IEEE Xplore