Design of High Throughput FPGA-Based Testbed for Accelerating Error Characterization of LDPC Codes | IEEE Conference Publication | IEEE Xplore