Hardware acceleration of combined cipher and forward error correction for low-power wireless applications | IEEE Conference Publication | IEEE Xplore