Verifying a hardware security architecture | IEEE Conference Publication | IEEE Xplore