A Temporal Logic Specification Interface for Automata-Theoretic Finitary Control Synthesis | IEEE Conference Publication | IEEE Xplore