Improving Job Launch Rates in the TaPaSCo FPGA Middleware by Hardware/Software-Co-Design | IEEE Conference Publication | IEEE Xplore