FPGA Prototyping of Systolic Array-based Accelerator for Low-Precision Inference of Deep Neural Networks | IEEE Conference Publication | IEEE Xplore