Loading [MathJax]/extensions/TeX/extpfeil.js
Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems | IEEE Conference Publication | IEEE Xplore

Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems


Abstract:

This work presents CArb, an arbiter for controlling accesses to the shared memory bus in multi-core mixed criticality systems. CArb is a requirement-aware arbiter that op...Show More

Abstract:

This work presents CArb, an arbiter for controlling accesses to the shared memory bus in multi-core mixed criticality systems. CArb is a requirement-aware arbiter that optimally allocates service to tasks based on their requirements. It is also criticality-aware since it incorporates criticality as a first-class principle in arbitration decisions. CArb supports any number of criticality levels and does not impose any restrictions on mapping tasks to processors. Hence, it operates in tandem with existing processor scheduling policies. In addition, CArb is able to dynamically adapt memory bus arbitration at run time to respond to increases in the monitored execution times of tasks. Utilizing this adaptation, CArb is able to offset these increases; hence, postpones the system need to switch to a degraded mode. We prototype CArb, and evaluate it with an avionics case-study from Honeywell as well as synthetic experiments.
Date of Conference: 11-14 April 2016
Date Added to IEEE Xplore: 28 April 2016
ISBN Information:
Conference Location: Vienna, Austria

References

References is not available for this document.