Securing More Registers with Reduced Instruction Encoding Architectures | IEEE Conference Publication | IEEE Xplore