Software Controlled Memories for Scalable Many-Core Architectures | IEEE Conference Publication | IEEE Xplore