A task-level superscalar microarchitecture for large scale chip multiprocessors | IEEE Conference Publication | IEEE Xplore