Scalable hardware priority queue architectures for high-speed packet switches | IEEE Conference Publication | IEEE Xplore