Reconfigurable streaming processor core with interconnected floating-point arithmetic units for multicore adaptive signal processing systems | IEEE Conference Publication | IEEE Xplore