Register allocation for high-level synthesis of hardware accelerators targeting FPGAs | IEEE Conference Publication | IEEE Xplore