A simulation environment for design space exploration for asymmetric 3D-Network-on-Chip | IEEE Conference Publication | IEEE Xplore