An Optimized FPGA Implementation for a Parallel Path Planning Algorithm Based on Marching Pixels | IEEE Conference Publication | IEEE Xplore