Area-Efficient FPGA Implementations of the SHA-3 Finalists | IEEE Conference Publication | IEEE Xplore